Cookies on this website

We use cookies to ensure that we give you the best experience on our website. If you click 'Accept all cookies' we'll assume that you are happy to receive all cookies and you won't see this message again. If you click 'Reject all non-essential cookies' only necessary cookies providing core functionality such as security, network management, and accessibility will be enabled. Click 'Find out more' for information on how to change your cookie settings.

The work reported is concerned with goals which belong to hardware implementations of neural networks as a parallel architecture for the solution of engineering problems. In the context, artificial neural networks represent a new computational style with the inherent advantages of fine-grain parallelism, speed and fault-tolerance. We have been developing programmable VLSI neural network devices using hybrid analogue/digital CMOS technology. The pulse-stream signalling mechanism which we have developed is analogous to that found in natural neural systems in that pulses are used to transmit information: this leads to an efficient implementation of the analogue synaptic multiply-and-add function requiring less than 5 transistors per synapse. With our current design, it is possible to fabricate single-chip VLSI devices with as many as 10,000 synaptic weighting operators.


Conference paper

Publication Date



17 - 22